Syllabus for |
|
EDA322 - Digital design |
Digital konstruktion |
|
Syllabus adopted 2021-02-26 by Head of Programme (or corresponding) |
Owner: TKDAT |
|
7,5 Credits
|
Grading: TH - Pass with distinction (5), Pass with credit (4), Pass (3), Fail |
Education cycle: First-cycle |
Main field of study: Computer Science and Engineering, Electrical Engineering
|
Department: 37 - COMPUTER SCIENCE AND ENGINEERING
|
Teaching language: English
Application code: 49116
Open for exchange students: No
Only students with the course round in the programme plan
Module |
|
Credit distribution |
|
Examination dates |
Sp1 |
Sp2 |
Sp3 |
Sp4 |
Summer course |
No Sp |
0113 |
Laboratory |
3,0 c |
Grading: UG |
|
|
|
3,0 c
|
|
|
|
|
|
0213 |
Examination |
4,5 c |
Grading: TH |
|
|
|
4,5 c
|
|
|
|
|
16 Mar 2022 pm J, |
10 Jun 2022 pm J, |
25 Aug 2022 pm J |
In programs
TKELT ELECTRICAL ENGINEERING, Year 3 (compulsory elective)
TKDAT COMPUTER SCIENCE AND ENGINEERING, Year 2 (compulsory)
TKITE SOFTWARE ENGINEERING, Year 2 (elective)
TKITE SOFTWARE ENGINEERING, Year 3 (elective)
TIMEL MECHATRONICS ENGINEERING, Year 3 (compulsory elective)
TKAUT AUTOMATION AND MECHATRONICS ENGINEERING, Year 3 (elective)
TIDAL COMPUTER ENGINEERING - Common branch of study, Year 3 (compulsory elective)
TIELL ELECTRICAL ENGINEERING - Common branch of study, Year 3 (compulsory elective)
Examiner:
Ioannis Sourdis
Go to Course Homepage
Eligibility
General entry requirements for bachelor's level (first cycle)
Applicants enrolled in a programme at Chalmers where the course is included in the study programme are exempted from fulfilling the requirements above.
Specific entry requirements
The same as for the programme that owns the course.
Applicants enrolled in a programme at Chalmers where the course is included in the study programme are exempted from fulfilling the requirements above.
Course specific prerequisites
A preparatory course in Fundamentals of digital systems and computers.
Aim
The course is intended to give fundamental knowledge about analysis, synthesis and optimization of combinatorial and sequential digital circuits. The course also presents the technologies used for implementing such circuits. As part of the course, the student will be introduced to a modern computer-based design tool (CAD), and learn the basics of hardware description language.
Learning outcomes (after completion of the course the student should be able to)
1. Knowledge and understanding
- describe binary arithmetic units for addition, multiplication and division.
- describe the different storage elements used in digital circuits (latches, flip-flops, different types of memories).
- recognize the function and uses of Reconfigurable and ASIC technologies.
- list the differences of various types of Finite State Machines (Mealy, Moore, synchronous Mealy).
- recognize the basics of design for testability and the basic principles behind the testing.
- identify and describe asynchronous sequential circuits.
- list the factors that affect the timing, power and area of a digital circuit.
2. Skills and abilities
- minimize a Boolean function or derive its canonical form.
- create the design specifications of a digital circuit for a given problem.
- measure the critical path delay of a digital circuit.
- use VHDL to describe combinatorial and sequential circuits.
- use modern tools to perform simulation, synthesis and implementation of a digital circuit described in VHDL.
- create test benches for VHDL designs to validate their correct functionality.
- use FPGA technology to implement a digital hardware design.
- define FSM encodings and perform state minimization.
3. Judgment and approach
- evaluate the advantages and disadvantages of different implementation technologies (ASICs, FPGAs) for digital designs, and select one for a specific design.
- compare different design for binary arithmetic (e.g. different adder designs).
- critically evaluate and judge a design choice in terms of power, delay, area, and be able to select the one that fits the particular design constraints.
Content
- Boolean Algebra and logic minimization
- Arithmetic Units
- Memory
- Combinational circuits
- Sequential circuits and Finite State Machines
- Technologies of digital circuits (ASIC, FPGA)
- Asynchronous circuits
- Timing and Power consumption of digital circuits
- Testing and design for testing
- Hardware description languages (VHDL) for digital circuits
- Hardware Design, test and evaluation of a simple processor
Organisation
Lectures and labs.
Literature
Digital Design Using VHDL: A Systems Approach, 1st Edition by William J. Dally, R. Curtis Harting, Tor M. Aamodt
Examination including compulsory elements
The course is examined by an individual exam given in an examination hall and 7 laboratory assignments.
The Laboratory work is carried out in groups of normally 2 students.
The course examiner may assess individual students in other ways than what is stated above if there are special reasons for doing so, for example if a student has a decision from Chalmers on educational support due to disability.