Search programme

​Use the search function to search amongst programmes at Chalmers. The programme overview and the programme syllabus relating to your studies are generally from the academic year you began your studies.

​​​

Syllabus for

Academic year
EDA191 - VLSI computer architecture
 
Owner: TDATA
4,0 Credits (ECTS 6)
Grading: TH - Five, Four, Three, Not passed
Level: A
Department: 0735 - Computer engineering


Teaching language: Swedish

Course module   Credit distribution   Examination dates
Sp1 Sp2 Sp3 Sp4 No Sp
0199 Examination 4,0 c Grading: TH   4,0 c   Contact examiner

In programs

TITEA INFORMATION ENGINEERING, Year 3 (elective)
TDATA COMPUTER SCIENCE AND ENGINEERING, Year 3 (elective)
TDATA COMPUTER SCIENCE AND ENGINEERING - Embedded computer systems engineering, Year 4 (elective)
TDATA COMPUTER SCIENCE AND ENGINEERING - Digital Systems Design, Year 4 (elective)
TELTA ELECTRICAL ENGINEERING, Year 4 (elective)

Examiner:




Eligibility:

For single subject courses within Chalmers programmes the same eligibility requirements apply, as to the programme(s) that the course is part of.

Content

The major part of the course is a project assignment where groups of students (typically 4) implements a microprocessor pipeline in an FPGA circuit. The result of the project is presented both orally and and in a written report. The course also includes a seminar series where research papers concerning implementation aspects (mainly circuit level) of existing microprocessor designs are studied and presented.

Organisation

The course includes a minor theoretic part, a major project assignment and a seminar series. The theoretic part is a small number of lectures dealing with:
- Methods for implementing microprocessors
- VLSI design principles
- Design of FPGA circuits

Literature

The course uses text material from the department.

Examination

1) Participation in a seminarseries where the students (groups of typically 2) orally presents a research article concerning implementation aspects of some modern microprocessor architecture.
2) Active participation in the project. Attendance is mandatory at project meetings, in the lab and at all presentations.
3) Successful project including written and oral presentation of it.


Page manager Published: Thu 03 Nov 2022.